Cellular automata imbedded memristor-based recirculated logic in-memory computing.

Yanming Liu, He Tian, Fan Wu, Anhan Liu, Yihao Li, Hao Sun, Mario Lanza, Tian-Ling Ren
Author Information
  1. Yanming Liu: School of Integrated Circuits, Tsinghua University, 100084, Beijing, China.
  2. He Tian: School of Integrated Circuits, Tsinghua University, 100084, Beijing, China. tianhe88@tsinghua.edu.cn. ORCID
  3. Fan Wu: School of Integrated Circuits, Tsinghua University, 100084, Beijing, China.
  4. Anhan Liu: School of Integrated Circuits, Tsinghua University, 100084, Beijing, China.
  5. Yihao Li: Weiyang College, Tsinghua University, 100084, Beijing, China.
  6. Hao Sun: School of Integrated Circuits, Tsinghua University, 100084, Beijing, China. ORCID
  7. Mario Lanza: Physical Science and Engineering Division, King Abdullah University of Science and Technology (KAUST), Thuwal, Saudi Arabia. ORCID
  8. Tian-Ling Ren: School of Integrated Circuits, Tsinghua University, 100084, Beijing, China. RenTL@tsinghua.edu.cn. ORCID

Abstract

Memristor-based circuits offer low hardware costs and in-memory computing, but full-memristive circuit integration for different algorithm remains limited. Cellular automata (CA) has been noticed for its well-known parallel, bio-inspired, computational characteristics. Running CA on conventional chips suffers from low parallelism and high hardware costs. Establishing dedicated hardware for CA remains elusive. We propose a recirculated logic operation scheme (RLOS) using memristive hardware and 2D transistors for CA evolution, significantly reducing hardware complexity. RLOS's versatility supports multiple CA algorithms on a single circuit, including elementary CA rules and more complex majority classification and edge detection algorithms. Results demonstrate up to a 79-fold reduction in hardware costs compared to FPGA-based approaches. RLOS-based reservoir computing is proposed for edge computing development, boasting the lowest hardware cost (6 components/per cell) among existing implementations. This work advances efficient, low-cost CA hardware and encourages edge computing hardware exploration.

References

  1. Nat Commun. 2017 Dec 19;8(1):2204 [PMID: 29259188]
  2. IEEE Trans Neural Netw Learn Syst. 2022 Jun;33(6):2701-2713 [PMID: 34699370]
  3. Nature. 2020 Jan;577(7792):641-646 [PMID: 31996818]
  4. Nat Commun. 2020 Aug 25;11(1):4234 [PMID: 32843643]
  5. IEEE Trans Image Process. 2006 Jul;15(7):2076-87 [PMID: 16830925]
  6. Nat Commun. 2021 Apr 23;12(1):2433 [PMID: 33893277]
  7. Adv Sci (Weinh). 2022 May;9(15):e2200036 [PMID: 35343097]
  8. Adv Mater. 2016 Nov;28(44):9758-9764 [PMID: 27717010]
  9. Nat Commun. 2021 Jan 18;12(1):408 [PMID: 33462233]
  10. J Theor Biol. 1993 Jan 7;160(1):97-133 [PMID: 8474249]

Grants

  1. 62022047, U20A20168, 51861145202/National Natural Science Foundation of China (National Science Foundation of China)

Word Cloud

Created with Highcharts 10.0.0hardwareCAcomputingcostsedgelowin-memorycircuitremainsCellularautomatarecirculatedlogicalgorithmsMemristor-basedcircuitsofferfull-memristiveintegrationdifferentalgorithmlimitednoticedwell-knownparallelbio-inspiredcomputationalcharacteristicsRunningconventionalchipssuffersparallelismhighEstablishingdedicatedelusiveproposeoperationschemeRLOSusingmemristive2DtransistorsevolutionsignificantlyreducingcomplexityRLOS'sversatilitysupportsmultiplesingleincludingelementaryrulescomplexmajorityclassificationdetectionResultsdemonstrate79-foldreductioncomparedFPGA-basedapproachesRLOS-basedreservoirproposeddevelopmentboastinglowestcost6components/percellamongexistingimplementationsworkadvancesefficientlow-costencouragesexplorationimbeddedmemristor-based

Similar Articles

Cited By (1)