Facilitating preemptive hardware system design using partial reconfiguration techniques.

Julio Dondo Gazzano, Fernando Rincon, Carlos Vaderrama, Felix Villanueva, Julian Caba, Juan Carlos Lopez
Author Information
  1. Julio Dondo Gazzano: University of Castilla-La Mancha, 13071 Ciudad Real, Spain. ORCID
  2. Fernando Rincon: University of Castilla-La Mancha, 13071 Ciudad Real, Spain.
  3. Carlos Vaderrama: Electronics Department, Polytechnic Faculty, University of Mons, Mons, Belgium.
  4. Felix Villanueva: University of Castilla-La Mancha, 13071 Ciudad Real, Spain.
  5. Julian Caba: University of Castilla-La Mancha, 13071 Ciudad Real, Spain.
  6. Juan Carlos Lopez: University of Castilla-La Mancha, 13071 Ciudad Real, Spain.

Abstract

In FPGA-based control system design, partial reconfiguration is especially well suited to implement preemptive systems. In real-time systems, the deadline for critical task can compel the preemption of noncritical one. Besides, an asynchronous event can demand immediate attention and, then, force launching a reconfiguration process for high-priority task implementation. If the asynchronous event is previously scheduled, an explicit activation of the reconfiguration process is performed. If the event cannot be previously programmed, such as in dynamically scheduled systems, an implicit activation to the reconfiguration process is demanded. This paper provides a hardware-based approach to explicit and implicit activation of the partial reconfiguration process in dynamically reconfigurable SoCs and includes all the necessary tasks to cope with this issue. Furthermore, the reconfiguration service introduced in this work allows remote invocation of the reconfiguration process and then the remote integration of off-chip components. A model that offers component location transparency is also presented to enhance and facilitate system integration.

MeSH Term

Computers

Word Cloud

Created with Highcharts 10.0.0reconfigurationprocesssystempartialsystemseventactivationdesignpreemptivetaskcanasynchronouspreviouslyscheduledexplicitdynamicallyimplicitremoteintegrationFPGA-basedcontrolespeciallywellsuitedimplementreal-timedeadlinecriticalcompelpreemptionnoncriticaloneBesidesdemandimmediateattentionforcelaunchinghigh-priorityimplementationperformedprogrammeddemandedpaperprovideshardware-basedapproachreconfigurableSoCsincludesnecessarytaskscopeissueFurthermoreserviceintroducedworkallowsinvocationoff-chipcomponentsmodelofferscomponentlocationtransparencyalsopresentedenhancefacilitateFacilitatinghardwareusingtechniques

Similar Articles

Cited By